

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER OF PATENTS AND TRADEMARKS Washington, D.C. 20231 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
09/782,743	02/13/2001	Howard E. Rhodes	303.592US1	9680	
7.	590 05/28/2002				
SCHWEGMAN, LUNDBERG, WOESSNER & KLUTH, P.A.			EXAMINER		
P.O. Box 2938			PHAM, LONG		
Minneapolis, MN 55402			rnaw, Lond		
			ART UNIT	PAPER NUMBER	
			2823		
			DATE MAILED: 05/28/2002		

Please find below and/or attached an Office communication concerning this application or proceeding.

⁵ 4		Application No.	Applicant(s)
Office Action Summary		09/782,743 RHODES, HOWAR	
		Examiner	Art Unit
	The MAIL INC DATE And	Long Pham	2823
Period fo	The MAILING DATE of this communication apports.	pears on the cover sheet with	the correspondence address
- Exte after - If the - If NC - Failu - Any	ORTENED STATUTORY PERIOD FOR REPLY MAILING DATE OF THIS COMMUNICATION. nsions of time may be available under the provisions of 37 CFR 1.1: SIX (6) MONTHS from the mailing date of this communication. e period for reply specified above is less than thirty (30) days, a reply operiod for reply is specified above, the maximum statutory period we to reply within the set or extended period for reply will, by statute, reply received by the Office later than three months after the mailing and patent term adjustment. See 37 CFR 1.704(b).	36(a). In no event, however, may a reply within the statutory minimum of thirty (3) will apply and will expire SIX (6) MONTHS	be timely filed 0) days will be considered timely.
1)	Responsive to communication(s) filed on		
2 a)□		s action is non-final.	
3)□ Dispositi	Since this application is in condition for allowa closed in accordance with the practice under <i>E</i> on of Claims	noo ovoont for formal u	s, prosecution as to the merits is 1, 453 O.G. 213.
4)🛛	Claim(s) <u>1-6,9,10,17,18,36 and 38</u> is/are pendi	ng in the application.	
4	4a) Of the above claim(s) is/are withdraw	n from consideration.	•
5)	Claim(s) is/are allowed.		
6)⊠	Claim(s)	ed.	
	Claim(s) is/are objected to.		
8) 🔲 (Claim(s) are subject to restriction and/or	election requirement	
Application	on Papers	or other requirements.	
	he specification is objected to by the Examiner.		
10) 🔲 T	he drawing(s) filed on is/are: a)☐ accepto	ed or b) objected to by the E	xaminer
	Applicant may not request that any objection to the	drawing(s) be held in abeyance	See 37 CED 1 95(a)
11)[] TI	ne proposed drawing correction filed oni	s: a) ☐ approved b) ☐ disap	proved by the Examiner
	if approved, corrected drawings are required in reply	to this Office action.	and
	ne oath or declaration is objected to by the Exar	miner.	
	der 35 U.S.C. §§ 119 and 120		
13)□ A	cknowledgment is made of a claim for foreign p	priority under 35 U.S.C. § 119	(a)-(d) or (f)
a) <u></u>	All b)☐ Some * c)☐ None of:	·	() (=) = (,)
	. Certified copies of the priority documents h	nave been received.	
2	Certified copies of the priority documents h	lave been received in Applica	ation No
3.	Copies of the certified copies of the priority application from the International Burea the attached detailed Office action for a list of	documents have been recei	ved in this National Stage
14)∐ Ack	nowledgment is made of a claim for domestic p	riority under 35 U.S.C. & 110	No. (to a province of a second
a) L	□ The translation of the foreign language provise.	ional application has been re	anid
	thowledgment is made of a claim for domestic p	priority under 35 U.S.C. §§ 12	20 and/or 121.
acnment(s)		33 ·-	 ··
Notice of	f References Cited (PTO-892) f Draftsperson's Patent Drawing Review (PTO-948) on Disclosure Statement(s) (PTO-1449) Paper No(s) <u>4</u> .	4) Interview Summa 5) Notice of Informal 6) Other:	ry (PTO-413) Paper No(s) I Patent Application (PTO-152)

Application/Control Number: 09/782,743

DETAILED ACTION

Claim Rejections - 35 USC § 112

- 1. The following is a quotation of the first paragraph of 35 U.S.C. 112: The specification shall contain a written description of the invention, and of the manner and process of making and using it, in such full, clear, concise, and exact terms as to enable any person skilled in the art to which it pertains, or with which it is most nearly connected, to make and use the same and shall set forth the best mode contemplated by the inventor of carrying out his invention.
- Claims 1-4, 5-6, 9-10,17-18, and 36 are rejected under 35 U.S.C. 112, first 2. paragraph, as containing subject matter which was not described in the specification in such a way as to enable one skilled in the art to which it pertains, or with which it is most nearly connected, to make and/or use the invention. The original disclosure does not teach forming a gate structure or dual gate structure using only one mask as recited in present claims 1, 5, 9, 17, and 36. The original disclosure only provides the teaching for forming a gate layer forming a gate or a gate structure. Note that a gate layer must be patterned using additional masks to form a gate or gate structure.
- 3. The following is a quotation of the second paragraph of 35 U.S.C. 112: The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.
- Claims 1-4, 5-6, 9-10,17-18, 36, and 38 are rejected under 35 U.S.C. 112, 4. second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.

In claims 1, 5, 9, 17, and 36, it is unclear how a gate or a gate structure is formed using only one mask.

Application/Control Number: 09/782,743 Page 3

Art Unit: 2823

In claim 36, line 3 and claim 38, line 3, it is unclear how the gate structure including the N well is formed if the N well is being masked. It appears that "NWELL regions" should "PWELL regions".

Claim Rejections - 35 USC § 102

5. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 6. Claims 1 and 3, as written, taught, and understood, are rejected under 35 U.S.C. 102(b) as being anticipated by Liu (US '861).

Liu teaches a method comprising (see figures 1-6 and col. 1, line 20 to col. 4, line 35):

preparing a substrate 10, wherein preparing a substrate, comprising: forming a gate oxide layer 18; and forming a polysilicon layer 20; and forming one or more dual gate structure using only one mask;

Claim Rejections - 35 USC § 103

- 7. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Application/Control Number: 09/782,743

Art Unit: 2823

8. Claims 2 and 4 are rejected under 35 U.S.C. 103(a) as being unpatentable over Liu (US '861) as applied to claims 1 and 3 above, and further in view of Gardner et al. (US '471).

Liu further teaches forming a first gate structure having a first conductivity in the substrate, the first gate structure is being formed by an in-situ process, and forming a second gate structure having a second conductivity in the substrate, the second conductivity having a different value than the first conductivity, and the second gate structure being formed using only one masking operation.

However, Liu fails to teach the first gate structure is formed by one blanket implantation as recited in present claim 4.

Gardner teaches a method for forming a CMOS device in which a doped polysilicon layer for forming gate structures is formed by blanket implantation. See figure 1A and col. 5, lines 25-40.

It would have been obvious to *one of <u>ordinary skill</u> in the art of making* semiconductor devices form the first gate structure by blanket implantation because in doing so the use of masking is avoided.

Liu fails to teach forming a sacrificial oxide layer on a semiconductor as recited in present claim 2.

However, the formation of a sacrificial oxide layer on a semiconductor is well-known to *one of <u>ordinary skill</u> in the art of making semiconductor devices*.

9. Claims 5 and 6, as written, taught, and understood, are rejected under 35 U.S.C. 102(b) as being anticipated by Liu (US '861).

Liu teaches a method comprising (see figures 1-6 and col. 1, line 20 to col. 4, line 35):

preparing a substrate 10;

forming a first gate structure 32 including a P well 12 without a mask; and

Application/Control Number: 09/782,743 Page 5

Art Unit: 2823

forming a second gate structure 30 including an N well 14 using only one mask, wherein forming a second gate structure including an N well 14 using only one mask comprises: forming a deep N well 14.

Claim Rejections - 35 USC § 103

10. Claims 9 and 10, as written, taught, and understood, are rejected under 35 U.S.C. 103(a) as being unpatentable over Liu (US '861).

Liu teaches a method comprising (see figures 1-6 and col. 1, line 20 to col. 4, line 35):

preparing a substrate 10;

forming a first gate structure 32 including a P well 12 without a mask; and forming a second gate structure 30 including an N well 14 using only one mask, wherein forming a second gate structure including an N well 14 using only one mask comprises: forming a deep N well 14.

Liu fails to teach the value for the depth of the P well as recited in present claim 9.

However, it would have been obvious to *one of <u>ordinary skill</u> in the art of making semiconductor devices* to determine the workable or optimal value for the depth of the well through routine experimentation and optimization to obtain optimal or desired device performance because the depth of the well is a result-effective variable and there is no evidence indicating that claimed value is critical and it has been held that it is not inventive to discover the optimum or workable ranges of a result-effective variable within given prior art conditions by routine experimentation. See MPEP 2144.05.

Application/Control Number: 09/782,743 Page 6

Art Unit: 2823

Claim Rejections - 35 USC § 103

11. Claims 17 and 18, as written, taught, and understood, are rejected under 35 U.S.C. 103(a) as being unpatentable over Liu (US '861).

Liu teaches a method comprising (see figures 1-6 and col. 1, line 20 to col. 4, line 35):

preparing a substrate 10;

forming a first gate structure 3; and

forming a second gate structure 30 including an N well 14 using only one mask.

Liu further teaches that the first gate structure is formed to have a first conductivity using in-situ process in the substrate but Liu fails to teach that the first conductivity is introduced into the first gate structure by one blanket implantation as recited in present claim 17.

Gardner teaches a method for forming a CMOS device in which a doped polysilicon layer for forming gate structures is formed by blanket implantation. See figure 1A and col. 5, lines 25-40.

It would have been obvious to *one of <u>ordinary skill</u> in the art of making* semiconductor devices form the first gate structure by blanket implantation because in doing so the use of masking is avoided.

Liu teaches that the N well has a depth but fails to teach the depth value as recited in present claim 18.

However, it would have been obvious to *one of <u>ordinary skill</u> in the art of making semiconductor devices* to determine the workable or optimal value for the depth of the N well through routine experimentation and optimization to obtain optimal or desired device performance because the depth of the N well is a result-effective variable and there is no evidence indicating that the depth of the N well is critical and it has been held that it is not inventive to

Application/Control Number: 09/782,743

Art Unit: 2823

discover the optimum or workable ranges of a result-effective variable within given prior art conditions by routine experimentation. See MPEP 2144.05.

12. Claim 36, as written, taught, and understood, is rejected under 35 U.S.C. 102(b) as being anticipated by Liu (US '861).

Liu teaches a method comprising (see figures 1-6 and col. 1, line 20 to col. 4, line 35):

forming a first gate structure 32 including a P well 12 without a mask; masking the P well; and

forming a second gate structure 30 including an N well 14 in at least the N well.

13. Claim 38, as written, taught, and understood, is rejected under 35 U.S.C. 103(a) as being unpatentable over Liu (US '861).

Liu teaches a method comprising (see figures 1-6 and col. 1, line 20 to col. 4, line 35):

forming a first gate structure 3 including a P well 12; masking the P well; and

forming a second gate structure 30 including an N well 14 using only one mask.

Liu further teaches that the first gate structure is formed to have a first conductivity using in-situ process in the substrate but Liu fails to teach that the first conductivity is introduced into the first gate structure by one blanket implantation as recited in present claim 38.

Gardner teaches a method for forming a CMOS device in which a doped polysilicon layer for forming gate structures is formed by blanket implantation. See figure 1A and col. 5, lines 25-40.

Application/Control Number: 09/782,743

Art Unit: 2823

It would have been obvious to one of ordinary skill in the art of making semiconductor devices form the first gate structure by blanket implantation because in doing so the use of masking is avoided.

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Long Pham whose telephone number is 703-308-1092. The examiner can normally be reached on M-F, 8:30AM-5:00PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Wael Fahmy can be reached on 703-308-4918. The fax phone numbers for the organization where this application or proceeding is assigned are 703-746-4082 for regular communications and 703-746-4082 for After Final communications.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is 703-308-0956.

Long Pham

Primary Examiner

Art Unit 2823

L.P.

May 21, 2002